Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - des vhdl

Search list

[Crack Hack] rom_des.zip

Description: DES 加密算法的VHDL和VERILOG 源程序及其TESTBENCH。
Platform: | Size: 30494 | Author: | Hits:

[Other resource] 3des_vhdl

Description: 3重DES（3DES）加密算法的问答及其VHDL实现。
Platform: | Size: 140190 | Author: 张开文 | Hits:

[Crack Hack] mos_des

Description: 这是一个用VHDL语言实现了DES加密功能的程序，由于DES加密的模式，解密时需把密要倒置
Platform: | Size: 27707 | Author: liyajun | Hits:

[VHDL-FPGA-Verilog] rs232

Description: RS232 verilog design
Platform: | Size: 114688 | Author: liuKe | Hits:

[VHDL-FPGA-Verilog] design

Description: 华大机顶盒源码，包括所有源代码，还有详细的说明文档，不可多得实际工程，现已流片生产-Mandarin source set-top boxes, including all source code, as well as detailed documentation, rare practical engineering, is now streaming film production
Platform: | Size: 418816 | Author: 聂样 | Hits:

[VHDL-FPGA-Verilog] FPGAdesignXilinx

Description: 华为内部资料，关于FPGA设计的详细过程介绍，很不错的。本文档从FPGA器件结构出发以速度路径延时大小和面积资源占用率为主题描述在FPGA设计过程中应当注意的问题和可以采用的设计技巧。-Huawei internal information, with regard to detailed FPGA design process of introduction, it is good. This document from the FPGA device structure in order to speed the path delay and area the size of the theme of the occupancy rate of resource description in the FPGA design process should pay attention to the problems and design techniques can be used.
Platform: | Size: 1705984 | Author: 高超 | Hits:

[Crack Hack] des3

Description: The best 3des code. The best area
Platform: | Size: 2048 | Author: Guilherme | Hits:

[Crack Hack] aes_thesis_v1.0

Description: AES VERILOG CODE 128 192 32DES比較-AES VERILOG CODE 128 192 32DES Comparison
Platform: | Size: 386048 | Author: 蕭嵎之 | Hits:

[Software Engineering] des1

Description: 从万方数据库中下的介绍des加密以及解密的两片文章，是用FPGA实现的,pdf格式.希望对理解des加密以及解密的原理有所帮助。 -From the description of the database under the des encryption and decryption of the two articles is the use of FPGA implementation, pdf format. Hope to understand the principles of des encryption and decryption help.
Platform: | Size: 277504 | Author: chengpan | Hits:

[VHDL-FPGA-Verilog] 3des_vhdl_latest

Description: 3DES的VHDL IP核，64位 标准FIPS 46-3 NIST,并且使用3组64位密钥-The VHDL implementation 3DES，The core complies with the Triple-DES 64-bit block cipher defined in FIPS 46-3 NIST standard and operates with three 64-bit keys. Functional Descr
Platform: | Size: 138240 | Author: XU | Hits:

[VHDL-FPGA-Verilog] LIP1602CORE_des

Description: Verilog DES Encrption Module
Platform: | Size: 36864 | Author: jc | Hits:

[VHDL-FPGA-Verilog] Description-of-DES-with-VHDL

Description: 用VHDL描述DES算法 用硬件的方式DES加解密 体现了硬件编程人一般思想-DES algorithm using VHDL description of the way with hardware DES encryption and decryption hardware programming reflects the general thinking of people
Platform: | Size: 14336 | Author: lichen | Hits:

[VHDL-FPGA-Verilog] DES_VHDL

Description: DES VHDL FPGA CODING
Platform: | Size: 11315200 | Author: 张彬 | Hits:

[VHDL-FPGA-Verilog] SIMULATION-AND-SYNTHESIS-OF-TRIPLE-DES-BLOCK-CIPH

Description: SIMULATION AND SYNTHESIS OF TRIPLE-DES BLOCK CIPHER USING VHDL
Platform: | Size: 11264 | Author: saipraveen | Hits:

[VHDL-FPGA-Verilog] FPGA-BASIC-DES

Description: 采用vhdl实现DES算法，有详细的设计理论。为电子科技大学研究生论文。-VHDL realize the use of DES algorithm, a detailed design theory. For the University of Electronic Science and Technology Graduate thesis.
Platform: | Size: 2537472 | Author: 邓秀华 | Hits:

[Other] DES

Description: 一种基于VHDL的DES加密实现方法，经过实际验证可以运行-A VHDL-based DES encryption method, you can run after the actual verification
Platform: | Size: 11264 | Author: 邱世中 | Hits:

[Documents] VHDL

Description: des examples sur nexys2
Platform: | Size: 98304 | Author: yassinechebbi | Hits:

[Crack Hack] DES-S

Description: des加密算法在MATLAB中，通过VHDL语言的实现-des encryption algorithm in MATLAB, through the realization of VHDL language
Platform: | Size: 226304 | Author: renjinjun | Hits:

[CA auth] DES-Encryption

Description: VHDL Encryption/ Decryption Algorithm
Platform: | Size: 2383872 | Author: WafaMahdhi | Hits:

[Other] tb_des_loop

Description: des——top加密vhdl模块，顶层设计接口用于docsis3.0加密(Des - Top encryption VHDL module, top-level design interface for docsis3.0 encryption)
Platform: | Size: 1024 | Author: pengtao1581 | Hits:
« 1 2 3 45 »

CodeBus www.codebus.net